

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,002,713 B2  
APPLICATION NO. : 09/902703  
DATED : February 21, 2006  
INVENTOR(S) : Kimihiko Fukawa

Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**COLUMN 5**

Line 54, "row." should read

--row;

    a first output line, connected to each first pixel row of each of said plurality of sensor chips to receive first pixel signals from each first pixel row of each of said plurality of sensor chips; and

    a second output line, connected to each second pixel row of each of said plurality of sensor chips to receive second pixel signals from each second pixel row of each of said plurality of sensor chips.--;

Line 62, "row," should read --row,--;

Line 67, "row." should read

--row;

    a first output line provided outside said plurality of sensor chips, to which a signal from said first pixel row in each of said plurality of sensor chips is read; and

    a second output line provided outside said plurality of sensor chips, to which a signal from said second pixel row in each of said plurality of sensor chips is read;

    a driving circuit, which drives said plurality of sensor chips to sequentially output signals to said first output line and said second output line; and

    a combining circuit provided outside said plurality of sensor chips and connected to said first and second output lines to receive signals from said first and second output lines from the first and second pixel

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,002,713 B2  
APPLICATION NO. : 09/902703  
DATED : February 21, 2006  
INVENTOR(S) : Kimihiko Fukawa

Page 2 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**COLUMN 5 (Cont'd)**

rows of each of said plurality of sensor chips, which selectively outputs the signals from said first output line and said second output line, wherein said combining circuit is common to said plurality of sensor chips.--

**COLUMN 6**

Line 40, "chip" should read --chips--; and  
Line 60, "conflaured" should read --configured--.

**COLUMN 7**

Line 11, "signals" should read --signal--.

**COLUMN 8**

Line 1, "imagine" should read --imaging--.

Signed and Sealed this

Third Day of October, 2006



JON W. DUDAS  
*Director of the United States Patent and Trademark Office*